Tanay Karnik

Intel Labs / Principal Engineer

Research Areas: 

  • Circuits,  Client SoC,  Edge Computing,  Packaging

  • Power Management Systems,  SoC & IP Architecture and Design

author-image

Par

Tanay Karnik is a Principal Engineer and Director of Heterogeneous Platforms Lab of Intel Labs. Previously he was the Director of Intel's University Research Office. He received his Ph.D. in Computer Engineering from the University of Illinois at Urbana-Champaign and joined Intel Corporation in 1995. His research interests are in the areas of small form factor systems, 3D architectures, variation tolerance, power delivery and architectures for novel devices. He has published over 80 technical papers, has 92 issued and 35 pending patents in these areas. He received an Intel Achievement Award for the pioneering work on integrated power delivery. He has presented several keynotes, invited talks and tutorials, and has served on 7 PhD students' committees. He was a member of ISSCC, DAC, ICCAD, ICICDT, ISVLSI, ISCAS, 3DIC and ISQED program committees and JSSC, TCAD, TVLSI, TCAS review committees. Tanay was General Chair of ISLPED'14, ASQED’10, ISQED'09, ISQED'08 and ICICDT'08. Tanay is an IEEE Fellow, an ISQED Fellow, an Associate Editor for TVLSI, a Senior Advisory Board Member of JETCAS and was a Guest Editor for JSSC.