ID:22892 The signal carried by "<IOPLL port name>" port of IOPLL "<IOPLL atom name>" must remain in the FPGA.

CAUSE: The IOPLL port is connected to a top level port on the design.

ACTION: Disconnect the IOPLL port or connect it to a module in the FPGA.