Tableau de bord

Trouver du contenu

Affiner la recherche
Contenus associés

Balises actives

  • 18 Résultats
  • Articles par page

Thunderbolt™ for Developers

Transforming I/O device interconnectivity and transfer performance, Thunderbolt™ technology enables flexible, innovative system design configurations.

Serial ATA AHCI: Device Sleep Technical Proposal, Rev. 1.3.1

Programming register definitions, a method to detect support for direct software control, and a method for HW to autonomously enter and exit DevSleep.

Aperçu | Télécharger

USB 3.0* Radio Frequency Interference on 2.4 GHz Devices

White Paper: Notice of certain USB 3.0* devices and cables causing radio frequency interference to wireless devices operating in the 2.4 GHz ISM band.

Aperçu | Télécharger

PCI Express* Architecture Power Management Rev 1.1

White Paper: Power management guidelines for PCI Express* links on Intel®-based Mobile platforms.

Aperçu | Télécharger

USB 3.0 Internal Connector and Cable Specification

Internal cable interface for USB 3.0 in desktops, focuses on electrical and mechanical requirements of the connector and cable assembly.

Aperçu | Télécharger

Enhanced Host Controller Interface for USB 2.0: Specification

Specification: Describes the enhanced host controller interface for USB 2.0, including the system software/host controller hardware interface.

Aperçu | Télécharger

Serial ATA AHCI: Specification, Rev. 1.3.1

Defines functional behavior and Advanced Host Controller Interface software for moving data between system memory and serial ATA devices.

Aperçu | Télécharger

Serial ATA AHCI: Specification, Rev. 1.2

Defines functional behavior and Advanced Host Controller Interface software for moving data between system memory and serial ATA devices.

Aperçu | Télécharger

PCI Express* Architecture

PCI Express* Architecture is a standards-based serial data, multi-lane interconnect for high-performance, scalable interconnects.

PCI Express* Architecture

PCI Express* Architecture is a standards-based serial data, multi-lane interconnect for high-performance, scalable interconnects.